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Abstract—Deconvolution plays an important role in the state-
of-the-art convolutional neural networks (CNNs) for the tasks like
semantic segmentation, image super resolution, etc. In this paper,
a scalable neural network hardware architecture for image seg-
mentation is proposed. By sharing the same computing resources,
both convolution and deconvolution operations are handled by
the same process element array. In addition, access to on-chip
and off-chip memories is optimized to alleviate the burden
introduced by partial sum. As an example, SegNet-Basic has been
implemented using the proposed unified architecture by targeting
on Xilinx ZC706 FPGA, which achieves the performance of
151.5 GOPS and 94.3 GOPS for convolution and deconvolution
respectively. This unified convolution/deconvolution design is
applicable to other CNNs with deconvolution.
I. INTRODUCTION
In recent years, CNNs have been widely used in com-
puter vision applications such as classification [1], object
detection [2], and semantic segmentation [3]. However, a
CNN usually requires intensive computations, which limits
its applicability on embedded devices. To address this issue,
FPGA based accelerators [4] have been proposed so that
CNNs can be important on real-time embedded systems. As
a key operation in many neural networks, deconvolution has
been widely used in the state-of-the-art CNNs especially
for semantic segmentation[3], image super resolution[5], and
image denoising[6]. Through a learnable way, deconvolution
extrapolates new information from input feature maps, which
outperforms other interpolation algorithms such as nearest
neighbor and bi-cubic interpolation. However, unlike hardware
acceleration for convolution, much less attention has been
paid on deconvolution. Due to the fact that deconvolution
may become the bottleneck in speed if only convolution
has been accelerated, there is a urgent need to optimize the
deconvolution operation on FPGAs.
II. RELATED WORK
Lately tremendous research progress has been made on
high-performance and low-power CNN accelerators. In [7],
the authors proposed a novel architecture for process element
array, which dramatically reduced the external memory band-
width requirements by intensive data reuse and outperforms
the systolic-like structures[8]. A high-throughput CNN accel-
erator design was implemented in [9], where a comprehensive
design space exploration on top of accurate models was
deployed to determine the optimal design configuration.
Comparing to the accelerator design for convolution, that
of deconvolution has not been thoroughly investigated. Liu
et al. proposed an CNN architecture where convolution and
deconvolution were accelerated on the system separately[10].
This architecture is not efficient enough because in most
CNNs, convolution and deconvolution do not work in parallel.
A high performance deconvolution module in [11] used reverse
looping and stride hole skipping techniques, but with the
penalty of additional hardware resources and latency. An
unified systolic accelerator was developed in [12], which
divided the deconvolution into two steps. Firstly, it multiplied
one vector with the kernel and then stored the temporary
matrices in on-chip memory. Next, it added the overlaps of
temporary matrices. This method increased the on-chip BRAM
access and introduced unnecessary data storage. Consequently
both power consumption and computation latency grew.
To address the issues mentioned above, we analyze the
deconvolution properties and fit it into our proposed process
element array so that both convolution and deconvolution
can be handled by sharing the same on-chip resources. The
contributions of our work are summarized as follows:
• A novel process element structure is proposed so that both
convolution and deconvolution are supported without
extra circuit.
• A scalable CNN accelerator architecture is proposed, in
which data rate and processing speed are configurable
depending on the on-chip resources and bandwidth of
the target FPGA.
• SegNet-Basic has been implemented on Xilinx ZC706
FPGA efficiently. Its throughput are 151.5 GOPS and
94.3 GOPS for convolution and deconvolution respec-
tively, which outperforms most of the existing FPGA
accelerators.
The rest of paper is organized as follows. Section III
introduces the background concept. The hybrid-optimization
strategies are described in Section IV. Hardware architecture
and its implementation results of SegNet-Basic are discussed
in Section V-VII. In the end, Section VIII concludes the paper.
III. BACKGROUNDS
A. CNN architecture for segmentation
Typical segmentation neural network architecture consists
of an encoder and a decoder as shown in Fig. 1. The encoder
is used to extract the features from the input image and the
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decoder generates the segmented output. In CNNs like SegNet
and U-Net, decoder reverses their encoder, while others replace
decoder with smaller one. Additional connections between
encoder and decoder were introduced to SegNet [13] and U-
Net [14]. Without the extra connection, CNN still works but
with a small decrease of precision. Usually, the encoder is
comprised of convolutional layers and the decoder consists of
deconvolutional layers.
Fig. 1. Typical CNN structure for semantic segmentation
B. Deconvolution
Deconvolution, also called transposed convolution, is a
learnable method to perform upsampling. If a convolution unit
is directly reused for deconvolution, it consists of the following
two steps: 1) padding the input feature map and 2) applying
convolution on the padded feature map, as indicated in Fig. 2.
After padding, an input feature map with size IFW × IFH is
expanded into (2·IFW+1)×(2·IFH+1), and consequently the
output feature map size becomes (2 ·IFW −1)× (2 ·IFH−1).
In order to get exactly twice the size, extra padding for upper
row and left column (highlighted in blue in Fig. 2) is needed.
Fig. 2. Deconvolution operation by padding and convolution
IV. OPTIMIZATION
Because of the limited resources on an FPGA, a high
performance CNN accelerator has to be deeply optimized
on memory access and data transfer while maximizing the
resource utilization.
A. Loop optimization
To efficiently map the convolution loops, three loop opti-
mization techniques, loop unrolling, loop tiling and loop in-
terchange, have been considered to customize the computation
and communication patterns of the accelerator. Loop unrolling
is the parallelism strategy for certain convolution loops, which
demands more multipliers. Loop tiling determines the partition
of feature maps, and consequently determines the required size
of on-chip memory. Loop interchange decides the computation
order of the convolution loops [15].
After carefully judging all three optimization methods, our
optimization strategy is to unroll loop-1, and partially unroll
Fig. 3. Four levels of convolution loops
loop-2, loop-4, and apply loop tiling on depth of input feature
maps (Fig. 3). In order to jointly optimize with deconvolu-
tion, loop-1 is fully unrolled (more details about this will
be explained in the next section). In order to reduce the
number of partial sums and data transfer, loop-2 must be
unrolled as much as possible. However, as the large amount
of multipliers are required, loop-2 is only partially unrolled.
Further consideration has been taken for on-chip memory
access minimization. Therefore, loop-4 is unrolled because of
pixel reuse. As the partial sum in loop-2 are stored in BRAM,
no more overhead to the off-chip memory is added.
B. Deconvolution
Fig. 2 presents the naive way to implement the deconvolu-
tion on hardware. As it can be seen, too many operations are
wasted in multiplication by zeros.
Fig. 4. Optimization of deconvolution
The mathematical expression of the 2 × 2 feature map
deconvolution is given in Fig. 4. Based on equation (1-4)
for the deconvolution, we conclude most of the redundant
multiplications can be avoided. The procedure is summarized
into three steps: 1) padding the input feature map if size
doubling is expected; 2) scanning the padded input feature
map by a 2×2 sliding window; 3) applying deconvolution for
each patch using kernel as in equation (1-4). Three examples
are highlighted by colored squares in padded feature map and
output feature map in Fig. 4.
OF11=IF11 ·K11+IF12 ·K13+IF21 ·K31+IF22 ·K33 (1)
OF12=IF12 ·K12+IF22 ·K32 (2)
OF21=IF21 ·K21+IF22 ·K23 (3)
OF22=IF22 ·K22 (4)
According to TensorFlow, during deconvolution, the kernel
should be rotated by 180◦. To make the figure easier to
understand, we assume that the kernel has been rotated already.
C. Quantization method
A fine-tuning with quantization constraint method [16] is
employed in our design. It effectively diminishes the negative
impact of brute-force quantization while introducing more
non-linearity. Different from the ordinary quantization method
[17], we quantize the weights and bias before storage. This
quantization method does not require modification of the
TensorFlow source code.
V. HARDWARE ARCHITECTURE
The overview of hardware architecture is shown in Fig. 5.
Line buffer converts the convolution into matrix multiplication
by re-organizing the input image. The process element array
multiplies input image by the weights. After batch normaliza-
tion, activation and pooling, the output feature map is stored
in Output Featuremap (OF) buffer.
Fig. 5. Overview of hardware architecture
A. Line buffer
A line buffer is designed to build the expected sliding
window and to perform zero-padding for convolution. In the
proposed accelerator, line buffer bridges the AXI DMA and
Input Featuremap (IF) buffer (Fig. 6). Data and valid signals
from AXI Stream interface are inserted into cascaded FIFOs.
Extra logic is added to generate the status signals (including
empty and full signals) of each FIFO, so that the line buffer is
able to fit feature maps with different sizes. Padding controller
decides when to push the data into each FIFO and when
to output zero padding according to the pre-loaded padding
mode.
Fig. 6. Block diagram of line buffer
We choose not to buffer one entire feature map in on-chip
memory, because the buffer size would be restricted by the
limited on-chip memory and this could result inefficient buffer
usage when feature map size drops. Therefore, only part of the
input feature map is loaded into IF buffer and consequently
this requires different zero-padding modes. Hence we provide
different pre-loaded work modes for this line buffer.
B. Process element array
The input feature map is stored in the IF buffers in form
of 3 × 1 vector, which reduces the BRAM consumption.
To rebuild the 3 × 3 / 2 × 2 sliding window for convo-
lution/deconvolution, a shift register is placed between IF
buffer and process element arrays. Each process element array
consists of multiple process elements as in Fig. 7, usually
in a power of 2. This number is scalable, depending on the
bandwidth of platform. Each process element comprises of a
9-multiplier array and an adder tree to sum up the products.
Fig. 7. PE array structure and its connection to buffers
1) Convolution: During convolution, 3×3 sliding windows
and their corresponding weights are transmitted into process
element array. In the process element, they are multiplied and
summed up.
2) Deconvolution: As discussed in Section IV-B, the de-
convolution for each 2 × 2 patch consumes 9 multiplications
and 5 additions. This fits well to the proposed process element.
During deconvolution, the process element structure is reused
but with a different data routing mechanism.
Different from convolution who outputs one pixel after
another, in the deconvolution mode, one process element
generates 4 pixels in parallel. Considering the bitwidth of OF
buffer, these output pixels are fed into buffer in serial.
C. Pooling
The pooling operation in CNNs is either max pooling or
average pooling for 2×2 sliding windows. Another line buffer
and shift register are utilized to generate 2×2 sliding windows.
Its work mode can be determined prior to compilation or
configured on-the-fly.
D. Batch normalization and activation
During inference, the batch normalization is downgraded
into a multiplication with an addition. We simply absorb it into
the process element. Concerning to the activation function, our
design supports both ReLU and LeakyReLU.
E. System controller
The system controller determines: 1) the data flow such
as when to trigger process element array, which data to be
assigned into buffers, when to start data transfer to DDR, and
TABLE I
RESOURCE COMPARISON FOR CNN IMPLEMENTATIONS ON FPGA
[18] [19] [10] [11] Ours
FPGA ZC7Z045 ZC7Z045 ZC7Z045 ZC7Z020 ZC7Z045
Clock (MHz) 150 100 200 100 220
Precision 16-bit fixed 16-bit fixed 16-bit fixed 12-bit fixed 8-bit fixed
Network VGG16-SVD VGG19 U-Net GAN SegNet-basic
Operation CONV CONV CONV+DECONV DECONV CONV+DECONV
Performance 187 229 125 (CONV) 2.6 151.5 (CONV)(GOPS) 29 (DECONV) 94.3 (DECONV)
Resource Efficiency 0.207(CONV) 0.254 0.14 (CONV) 0.012 0.168 (CONV)(GOPS/DSP) 0.033 (DECONV) 0.104 (DECONV)
2) the setting for each component mentioned above, like the
padding mode of line buffer module, work mode of process
element arrays, and whether to bypass activation or pooling
modules. It is implemented as a FSM. These settings are pre-
defined and pre-loaded into register files so that FSM only has
to read and execute sequentially.
VI. IMPLEMENTATION CONSIDERATIONS OF
SEGNET-BASIC
The encoder part of SegNet-Basic includes 4 convolution
layers and 3 max pooling layers. The decoder part has 2 con-
volution layers and 3 deconvolution layers. The total parameter
size for inference is about 42Mb, with 8-bit quantization for
feature maps and weights. The accelerator is designed using
Simulink and the HDL Coder toolbox. Our target platform
Xilinx ZC706 contains 900 DSP slices and 19.2Mb Block
RAMs.
VII. RESULTS AND DISCUSSION
The test setup of SegNet-basic hardware accelerator is
demonstrated in Fig. 8. In the Zynq platform, hardware
accelerator is loaded as a peripheral of ARM A9 processor.
Two Direct Memory Access (DMAs) move the data between
accelerator and DDR memory. The input images and param-
eters are pre-loaded into memory and transferred to PL by
DMAs. This CNN accelerator clock frequency is 220MHz. Its
total resource consumption is summarized in Tab. II.
Fig. 8. The hardware architecture of CNN accelerator
Comparing to other implementations (in Tab. I), our design
achieves better performance in case of deconvolution. Due to
the sharing architecture, a better balance on both performance
and resource efficiency for convolution and deconvolution is
TABLE II
RESOURCE CONSUMPTION
LUTs Registers BRAMs DSPs
16579 (8%) 25390 (6%) 537 (99%) 576 (64%)
obtained. However, in order to support both operations, the ar-
chitecture is not deeply optimized for convolution specifically.
Therefore, the convolution performance is not as high as that
from deeply optimized implementation in [19].
A. Scalability
Scalability is represented by the number of process element
arrays in the accelerator. It is balance of bandwidth and com-
putation capability. In SegNet-Basic, the number of process
element arrays is set to 1. This means the input and output
data bitwidth is 64. If higher bandwidth is supported, higher
performance is possible.
B. Latency of operations
In order to compare the latency, we perform convolution
and max pooling on a 90 × 120 feature map (resulting a
45 × 60 feature map) followed by deconvolution. We find
the time for convolution and deconvolution are the same. The
padding time difference is about 0.6µs due to different sizes
of input feature maps. Considering pooling and ReLU, another
1.2µs is needed. Double buffering eliminates the data transfer
time difference. Therefore, deconvolution saves about 3.2%
processing time if comparing to convolution plus max-pooling
and ReLU.
VIII. CONCLUSIONS
In this paper, a scalable and configurable CNN accelerator
architecture has been proposed by combining both convolution
and deconvolution into single process element. The deconvo-
lution operation is completed in one step and buffering of in-
termediate results is not needed. In addition, SegNet-Basic has
been successfully implemented on Xilinx Zynq ZC706 FPGA
that achieves the performance of 151.5 GOPS for convolution
and 94.3 GOPS for deconvolution, which outperforms state-
of-the-art segmentation CNN implementations.
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